2020-02-27 Gated Clock/Clock Multiplex zakii.la.coocan.jp www.macnica.co.jp https://www.intel.co.jp/content/dam/altera-www/global/ja_JP/pdfs/literature/ug/ug_altclkctrl.pdf https://www.macnica.co.jp/business/semiconductor/articles/Timing_Implementation_design_and_debug_guideline_r1_2.pdf https://www.intel.co.jp/content/dam/altera-www/global/ja_JP/pdfs/literature/hb/max-10/ug_m10_clkpll_j.pdf